Power consumption optimization and delay based on ant colony algorithm in network-on-chip
Keywords:network-on-chip, optimization, power consumption, delay on chip
AbstractWith a further increase of the number of on-chip devices, the bus structure has not met the requirements. In order to make better communication between each part, the chip designers need to explore a new NoC structure tosolve the interconnection of an on-chip device. For the purpose of improving the performance of a network-on-chip without a significant increase inpower consumption, the paper proposes a networkon-chip that selects NoC (Network-On-Chip) platform with 2-dimension mesh as the carrier and incorporates communication power consumption and delay into a unified cost function. The paper uses ant colony optimization for the realization of NoC map facing power consumption and delay potential. The experiment indicates that incomparison with a random map, single objective optimization can separately account for (30%~47%) and (20%~39%) of communication power consumption and execution time, and joint objective optimization can further excavate thepotential of time dimension in a mapping scheme dominated by the power.
Copyright 2022 by Faculty of Engineering University of Rijeka, Faculty of Civil Engineering University of Rijeka. All rights reserved. This material may not be reproduced or copied, in whole or in part, in any printed, mechanical, electronic, film, or other distribution and storage media without the written consent of the publisher.
The journal Engineering Review’s publishing procedure is performed in accordance with the publishing ethics statements, defined within the Publishing Ethics Resource Kit. The Ethics statement is available in the document Ethics Policies.